M.Tech. 2nd Semester (ECE) Examination, May-2017 VLSI DESIGN

Paper-MEEC-506

Time allowed: 3 hours]			[Maximum marks: 100	
No		lttempt any five que qual marks.	stions. All questions carry	
1.	(a)		the basic MOS transistor n mode along with its symbol cs. 10	
•	(b)	Compare and con Technology.	trast CMOS and Bipolar	
2.	(a)		inverter working and sum up cs in all operataing regions.	
	(b)	Explain the steps in N-well CMOS.	volved in the fabrication of	
3.	(a)	Write in detail about	various MOS capacitances. 6	
	(b)	Draw latch up on CM	MOS circuits. 6	
	(c)	Realize all gates	with the help of PMOS	
		technology.	8	
22	151–	P-2-Q-8 (17)	[P.T.O.	

4.	(a) Design a positive edge triggered D-register.		6
	(b)	Explain the different steps of twin tub CM	OS
		fabrication process with neat diagram.	14
5.	(a)	Write the steps involved in CMOS design st	yle 10
	<i>a</i> \	using stick diagrams. Design it for NAND gate.	
	(b)	Explain the Lambda Based design rules for dig	
		air circuits.	10
6.	(a)	Realize the function using CMOS.	10
		$Y = \overline{x}_1 + \overline{x}_2 + \overline{x}_3 \overline{x}_4$	
	(b) How we can insert propagation delay in		it?
		Explain various ways for it.	10
7.	Expl	ain all the scaling factors for device paramet	ers.
	Deri	ve values for all the parameters.	
8.	Writ	Vrite short note on:	
	(a)	ATPG methods	
	(b)	Design and testability	-
	(c)	Long simulation design validation	
	(d)	Design of ALU using CMOS.	20