M. E. 2nd Semester ECE Examination, May-2015

VLSI DESIGN

Paper-MEEC-506

Tir	ne all	owed: 3 hours] [Maximum marks	: 100	
No		mpt any five questions. All questions carry equ ks.		
1.	(a)	Discuss in brief theory of Depletion MOSFET.	type	
	(b)	Discuss in brief the fabrication of CMOS	using	
		N-well process.	10	
2.	Explain the following:			
	(a)	Body effect		
	(b)	Channel length modulation	,	
	(c)	Pass transistor.	20	
3.	(a)	Discuss the MOS transistor circuit model.	10	
	(b)	What is transistor sizing? Explain with exar	nples.	
			10	
4.	(a)	(a) Discuss the CMOS design rules and imp		
		of power and delay in the logic design.	10	
22	151	P-2 O-8 (15)	P.T.O.	

(b)	Draw the stick diagrams for:	
	(i) Two I/P CMOS NOR gate	
	(ii) CMOS Inverter.	10
Discu	uss in brief the constant field scaling and con	nstant
voltag	ge scaling. Also discuss the scaling of inter con	nects
and ș	caling limitations.	20
(a)	Discuss in brief the Pseudo-NMOS inverto	r. 10
(b)	Discuss the clocked sequential circuits	with
	examples.	10
(a)	Design a carry look ahead adder optimize	d for
. •	speed, cycle operation and layout.	10
(b)	Discuss in brief the super buffers.	10
Write short notes on:		
(a)	Domino logic circuit	٠.٠٠
(b)	Propagation delay	
(c)	Architecural issues in VLSI.	20
	Discrevoltage and see (a) (b) (a) Write (a) (b)	 (i) Two I/P CMOS NOR gate (ii) CMOS Inverter. Discuss in brief the constant field scaling and convoltage scaling. Also discuss the scaling of inter conand scaling limitations. (a) Discuss in brief the Pseudo-NMOS invertor (b) Discuss the clocked sequential circuits examples. (a) Design a carry look ahead adder optimized speed, cycle operation and layout. (b) Discuss in brief the super buffers. Write short notes on: (a) Domino logic circuit (b) Propagation delay