[P.T.O.

B.Tech. 7th Semester (F) Scheme (CSE)

Examination, December-2018

ADVANCED COMPUTER ARCHITECTURE

		raper-CSE-401-r	•		
Time allowed: 3 hours] [Maximum marks: 10					
Not	te: Qu	e stion No. 1 is compulsory. Attempt five question	ons		
	in to	otal, selecting one question from each Section.			
1.	(a)	Define command and machine. $5\times4=$	20		
٠,	(b)	Does n-segment pipelining increases speed by time? Justify your answer.	y n		
	(c)	Compare Cold and Warm Caches.			
	(d)	Define Memory Bank and Memory Module.			
	(e)	What do you mean by clustering?			
		Section-A			
2.	(a)	What is cycle quantization? Find the effect	of		
		cycle quantization on Pipelining.	10		
	(b)	Describe Virtual to Real mapping method.	10		
		or			
3.	(a)	Differentiate between hard wired control a	and		
		micro programmed control.	10		
	(b)	Explain various kinds of overhead in pipel	ine		
	14	processing.	10		
	÷	Section-B			
4.	(a)	What are two strategies for memory updation of			
		write in cache? Describe.	10		

24487-P-2-Q-9 (18)

	(b)	How to overlap T-Cycle in V-R Translation? 10				
	•		or	**		
5.	(a)	Describe Leddetail.	vel Caches and Sectored Ca	ches in		
	(b)	(b) Describe Set- associative mapping sche				
		Cache memory.				
			Section-C	-		
6.	Describe Rau's Strecker's and Hellerman's memory					
	model in detail.			20		
			or			
7.	Explain mixed Queen Model and Delta Binomial model					
	in detail.			20		
,			Section-D	•		
8.	(a) What is Vector Memory? What are vector					
	instructions / operations?					
	(b)	(b) Compare vector processors and multiple Issue				
	•	Machines.	s profite Transfer	10		
.,			or			
9.	(a)	Write note of	on "Memory Coherency in	Shared		
		multiprocess	sors.	10		
	(b)		effect of grain size on the am	ount of		
		parallelism i	n multiprocessor system?	10		