24324

B. Tech 6th Semester (CSE) Examination - May, 2018

DIGITAL SYSTEM DESIGN

	DIGITAL S	STOTEM DESIGN	
	Pape	er : EE-310-F	
Time:	Three Hours	Maximum Ma	rks : 10
have bee	n supplied the corre	is, candidates should ensure ct and complete question p be entertained after examinat	ирет. N
	Attempt <i>five</i> quest from each Section. All questions carry	ion in all, selecting one of Question No. 1 is compequal marks.	question pulsory
	Define data types Differentiate bety statement.	and data objects. veen concurrent and sec	5 quential 5
	Explain why simu What is GAL?	lation is required.	5
	SEC	TION - A	
2. (a)	Discuss different VIIDL.	types of delay models	used in 15
(b)	Explain different ty	pes of operator used in V	
24324-69	50-(P-3)(Q-9)(18)		P. T. O.

http://www.HaryanaPapers.com

3. What is overloading? Explain different types of overloading used in VIIDL with suitable examples in detail. 20

SECTION - B

١.	Explain the following:	20
	• 0	

- Procedures
- (ii) Package and Library
- (iii) Component declaration and instantation
- (iv) Generics
- 5. (a) Write VHDL code for 4:1 Mux using
 - (i) Case Statement
 - (ii) If Then Else statement

10

(b) What is the difference between function and procedures? Explain with the help of examples.

10

10

SECTION - C

- 6. (a) Write VHDL code for design of an Mod-10 asynchronous counter. 10
 - (b) Implement the following Boolean function F = B + CD + AE using:
 - Nand-Nand logic

(ii) Nor-Nor logic

(2) 24324-6950-(P-3)(O-9)(18)

http://www.HaryanaPapers.com

7.	Wr	http://www.HaryanaPapers.com ite VHDL code for the following sequential circu	uit 2
	(i)	SISO shift register	
	(ii)	1:16 Demux	
	`	SECTION - D	
8.	Wri	te short note on :	20
	(i)	PEEL	
	(ii)	FPGA	
	(iii)	CPLD	
9.	(a)	Implement $F(A,B,C,D) = \Sigma (2,4,6,7)$ using PAL.	1(
	(b)	Draw and discuss in detail the architecture simple micro computer.	o 1(
		http://haryanapapers.com	
		Whatsapp @ 9300930012	
		Your old paper & get 10/-	
		पुराने पेपर्स भैजे और 10 रुपये पार्ये,	

Paytm or Google Pay ₹